International Journal of Advances in 
Engineering & Technology
Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 Unported License.

ISSN: 2231-1963

ijaet logo
Privacy Policy of IJAET
Go Green Online IJAET
Home Home
Aim & Scope Aim & Scope
Aim & Scope
Editorial Board Editorial Board
Editorial Board
Archives Archives
Call for Papers Call for Papers
Call for Papers
Instructions for Authors Instructions for Authors
Instructions for Authors
Online Submission Online Submission
Online Submission
Copyright Policy Copyright Policy
Copyright Policy
Indexing & Archiving Indexing & Archiving
Indexing & Archiving
Special Issue Special Issue
Special Issue
Open Access Open Access
Open Access
Peer Review Peer Review
Peer Review
Publication Guidelines Publication Guidelines
Publication Guidelines
Research Database Research Database
Research Database
Impact Factor Impact Factor
Impact Factor
Research Volunteer Research Volunteer
Research Volunteer
Disclaimer Disclaimer
Reviewer Board Reviewer Board
Reviewer Board
Flyers Flyers
IJAET Supporters IJAET Supporters
IJAET Supporters
Downloads Downloads
Help & Support Help & Support
Help & Support
Contact Us Contact Us
Contact Us
Web Gallery Web Gallery
Web Gallery


                Aim & Scope         Editorial Board    Call for Paper              Instruction for Authors

Copyright              Articles

                        Contact Us                    Open Access              Indexing & Archiving

Peer Review          Archives

        Help & Support    Downloads              Paper Submission
IJAET Background
Publication Fee Publication Fee
Publication Fee
Call for Papers
IJAET Sitemap
S.No. Article Title & Authors (Volume 15, Issue 2, April - 2022) Page Nos. Status
1. Hybrid and Direct Logic Full Adder Based Comparator Using Microwind
M. Bhavani, K. Vasanthi, K. Kavitha Rani & M. Sandhya Rani
International Journal of Advances in Engineering & Technology (IJAET), Volume 15 Issue 2, pp. 9-16, April 2022.
One of the basic elements of ALU is Magnitude Comparator. Here in this paper, the design of Magnitude Comparator is described by using different styles of Full Adder design logic, where Full Adder is the basic building block of ALU which is used in Microprocessors and Digital Signal Processing. In VLSI systems, the main theme of present methodologies and techniques for design of any device is to reduce the power consumption and the area occupation. In this paper Comparator is developed by using various full adder logics with the help of DSCH2 and Microwind2. This will reduce the power consumption and area occupation.
9-16 Online