

EFFICIENT REVERSIBLE MULTIPLIER CIRCUIT IMPLEMENTATION IN FPGA

Kamatham Harikrishna

Department of Electronics and Communication Engineering,
Vardhaman College of Engineering, Shamshabad, Hyderabad, AP, India

ABSTRACT

Reversible logic gates are very much in demand for the future computing technologies as they are known to produce zero power dissipation under ideal conditions. The applications of reversible logic gates include ultra-low power, nano computing, quantum computing, low power CMOS design, optical information processing, bioinformatics etc. This paper proposes an improved design of a multiplier using reversible logic gates. A 4x4 reversible multiplier circuit is proposed with the design of new reversible gate called RAM gate. The proposed multiplier circuit is efficient compared to the existing designs in terms of gate counts, garbage outputs, and constant inputs. The design can be generalized to construct nxn reversible multiplier circuit.

KEYWORDS: *Reversible logic, Constant/Garbage input, Garbage output, Quantum cost, Reversible multiplier.*

I. INTRODUCTION

Power dissipation is an important factor in VLSI design as modern logic circuits offer a great deal of computing power in a small footprint. The combinational logic circuits dissipate heat of $kT \ln 2$ joules [1] for every bit of information erased during computation, where $k = 1.3806505 \times 10^{-23} \text{J/K}$ is Boltzmann constant and T is the operating temperature in degrees at which the computation is carried out. Also, as Moore predicted that the number of transistors approximately doubles in every eighteen months and if this trend continues to hold, in the near future more and more energy will be lost due to the loss of information. Charles Bennett [2] showed that energy loss could be avoided or even eliminated if the computations are carried out in reversible logic and also proved that circuit built from reversible gates have zero power dissipation. Thus reversible logic appears to be promising in future low power design applications.

Reversible logic has received great attention in the recent years due to their ability to reduce the power dissipation which is the main requirement in low power VLSI design. Quantum computers are constructed using reversible logic circuits. It has wide applications in low power CMOS and Optical information processing, DNA computing, quantum computation and nanotechnology. In 1960 R.Landauer demonstrated that high technology circuits and systems constructed using irreversible hardware result in energy dissipation due to information loss [3]. According to Landauer's principle, the loss of one bit of information dissipates $kT \ln 2$ joules of energy where K is the Boltzmann's constant and T is the absolute temperature at which the operation is performed [3]. The heat generated due to the loss of one bit of information is very small at room temperature but when the number of bits is more as in the case of high speed computational works the heat dissipated by them will be so large that it affects the performance and results in the reduction of lifetime of the components [6]. In 1973, Bennett, showed that one can avoid $kT \ln 2$ joules of energy dissipation constructing circuits using reversible logic gates [7].

An efficient design in reversible logic should have the following features [5]: (a) use minimum number of reversible logic gates (b) should have less number of garbage outputs (c) less number of constant inputs and (d) minimization of quantum cost. Addition and multiplication operations

are widely used arithmetic operations in many computations. High speed multiplier circuits are of particular interest in processor design [8].

In this paper, we presented a reversible 4x4 multiplier with the design of new reversible gate called RAM. The proposed multiplier circuit is efficient compared to the existing designs in terms of gate counts, garbage outputs, constant inputs and quantum cost, and this design can be generalized to construct reversible NxN multiplier.

The background work in this area is discussed in section 2, followed by the proposed RAM gate structure and multiplier design in section 3. The simulation setup is discussed in section 4. The implementation results are tabulated and compared with other implementations in section 5. Section 6 and 7 give the conclusions and future scope.

II. BACKGROUND WORK

Himanshu Thapliyal and Srinivas [9] proposed an NxN reversible multiplier using TSG gate. In this the partial products are generated using Fredkin gates and addition using reversible parallel adder designed from TSG gates and demonstrated that the multiplier architecture using TSG gate is optimized. Majid Haghparast et al., [10] presented two new 4x4 bit reversible multiplier designs which have low hardware complexity, less garbage input/output bits and less quantum cost and implementation of reversible HNG is also presented. Noor Muhammed Nayeem et al., [11] explained the use of reversible logic for designing the Arithmetic Logic Unit of a crypto processor. A reversible carry save adder using modified TSG gates and architecture of Montgomery multipliers are also discussed. Maryam Ehsanpour et al., [12] explored the reversible 4-bit binary multiplier circuit using new reversible device called modified full adder with low hardware complexity, fewer garbage outputs and constant inputs.

Sebastian Offermann et al., [13] presented synthesis of multiplier circuits in reversible logic and three methods are discussed to address the drawback of the previous approaches. Fateme Naderpour and Abbas Vafaei [14] proposed the reversible multiplier with decreasing the depth of the circuit by reducing quantum cost and garbage outputs. Anindita Benerjee and Anirban Pathak [15] presented the reversible multiplier design which has two components, reversible partial product generation circuit and reversible parallel adder circuit to minimize number of garbage output bits, gate count and quantum cost. Nidhi Syal and Sinha [16] presented a 4x4 universal reversible parity preserving reversible logic gate which matches the input parity with the output parity. It can be used to synthesis any given Boolean function and offers less hardware complexity and improved parameter efficiency.

Himanshu Thapliyal and Nagarjan Ranganathan [17] proposed a design of reversible BCD adder which is primarily optimized for the number of input bits and number of garbage outputs, results in the reduction of quantum cost and the delay. Himanshu Thapliyal and Nagarjan Ranganathan [18] presented the design of the reversible half and full subtractor based on the quantum gate implementation of the reversible TR gate. The reversible half and full subtractor shown better in terms of the quantum cost, delay and minimum number of garbage outputs. Michael Nachtigal et al., [19] presented the reversible floating-point adder that follows the IEEE 754 specification for binary floating-point arithmetic. Majid Haghparast et al., [20] proposed 4x4 bit reversible multiplier circuit, is faster and has lower hardware complexity. The use of reversible gate to construct multiplier is presented.

III. PROPOSED MULTIPLIER DESIGN

3.1. The Proposed 4x4 Reversible RAM gate

The proposed 4X4 reversible gate called RAM gate is shown in figure 1. The inputs (A, B, C, D) mapped to outputs ($P = A$, $Q = A \oplus B$, $R = A \oplus B \oplus C$, $S = A \oplus B \oplus C \oplus D$). The RAM gate is mainly useful in copying the signal as reversible logic has a fan-out of one.




Figure 1. RAM gate

3.2. Reversible Multiplier Design

A reversible 4x4 multiplier circuit has two parts: Partial Product Generation (PPG) circuit and Multi-Operand Addition (MOA) circuit. The details of these two parts are discussed in the following sections:

The RAM gate quantum implementation is shown in figure 2. It has a quantum cost of three as it requires three CNOT gates and by making B, C and D inputs as logical low i.e., control input, then the input signal A is copied at all the four outputs as shown in figure 3.

Hence it is useful in partial product generation circuit of reversible multiplier circuit.




Figure 2. Quantum implementation of RAM gate




Figure 3. RAM gate as copying circuit

3.2.1 Partial Product Generation

The basic operation of 4x4 parallel multiplier is depicted in figure 4. It consists of sixteen partial products of the form $X_i.Y_i$, where i vary between 0 and 3.

				X3 Y3	X2 Y2	X1 Y1	X0 Y0
				X3.Y0	X2.Y0	X1.Y0	X0.Y0
		X3.Y1	X2.Y1	X1.Y1	X0.Y1		
	X3.Y2	X2.Y2	X1.Y2	X0.Y2			
X3.Y3	X2.Y3	X1.Y3	X0.Y3				
Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0

Figure 4. The basic operation of 4x4 parallel multiplier

The PPG circuit using Peres and RAM gates is as shown in figure 18. Here sixteen PG gates are used to generate sixteen partial products as shown in figure 4. The RAM gate is used as a copying gate, for each X_i input four copies are generated and totally sixteen input signals are copied using four RAM gates as shown in figure 5.




Figure 5. Proposed reversible partial products generation circuit using Peres and RAM gates

3.2.2 Multi-Operand Addition

The addition of the partial products using DPG and PG gates is as shown in figure 6. The basic cells for such a multiplier is full adder using DPG with three inputs and one constant input, two garbage outputs and half adder using PG with two inputs and one constant input, one garbage output.

The proposed reversible multiplier circuit uses eight DPG gates, four PG gates, sixteen PG gates for partial product generation and four RAM gates for fan-out creation. It is possible use FG gate as copying circuit, but it requires twelve FGs instead of four RAM gates and by using RAM gate the hardware complexity and garbage outputs are reduced.




Figure 6. Reversible multi-operand addition circuit

IV. SIMULATION SETUP

The RAM gate presented above has been fully coded in VERILOG Hardware Description Language (VERILOG). Once the design is coded in VERILOG, the Modelsim XEIII 6.2c compiler [21] and the Xilinx Foundation ISA Environment 9.1i [22] generate a net-list for FPGA configuration. The net-list can then be downloaded into the FPGA using the same Xilinx tools and Texas Instruments prototyping board (see figure 7). LUT based random access memories (RAMs) and flip-flops are used to implement feedback memory.




Figure 7: Xilinx Spartan3 FPGA kit

V. IMPLEMENTATION RESULTS

The proposed reversible multiplier circuit is more efficient compared to the existing circuits presented by [23], [24], [25], [26], and [27]. This can be comprehended easily with the help of the comparison results shown in table 1.

Table1. Comparison of existing and proposed reversible multiplier designs

	No. of Gates	No. of Garbage Inputs	No. of Garbage Outputs
[23]	40	52	52
[24]	42	42	49
[25]	44	44	52
[26]	28	32	28
[27]	28	28	28
Proposed	28	22	28




Figure 8. Comparison of proposed and existing reversible multiplier designs

The difference between proposed and existing design is mainly in the partial product generation block. In our design, a new RAM gate is used to create fan-out instead of Feynman gate in the existing designs. By using RAM gate the quantum cost and garbage outputs are reduced. It is clear from figure 8 that the proposed reversible multiplier circuit is better than the existing designs in terms of number of gates, quantum cost, garbage inputs and garbage outputs.

VI. CONCLUSIONS

In this paper a new reversible gate called RAM gate is proposed for copying the operand bits of the multiplier. This results in reducing the number of fan-out gates by 50%. This also reduces the total cost and the size of the circuit which are very important design parameters. The number of gates, garbage inputs, garbage outputs and quantum cost are analyzed. It is seen that number of gates, garbage inputs, garbage outputs and quantum cost values are less in the proposed design compared to the existing approaches.

VII. FUTURE WORK

The design can be extended to construct $n \times n$ reversible multiplier circuit. The prospect for further research includes the reversible implementation of more complex arithmetic circuits with less garbage outputs and low quantum cost.

ACKNOWLEDGEMENTS

The author likes to acknowledge the motivation and support given by the management and staff of Vardhaman College of Engineering, Shamshabad, Hyderabad, in carrying out this work.

REFERENCES

- [1] R Landauer, 1961. Irreversibility and Heat Generation in the Computational Process. IBM Journal of Research and Development, vol. 5, no. 3, pp. 183-191.

- [2] C H Bennett, 1973. Logical Reversibility of Computation. IBM Journal of Research and Development, vol. 17, no. 6, pp. 525-532.
- [3] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961.
- [4] C.H. Bennett, "Logical Reversibility of Computation", IBM J. Research and Development, pp. 525-532, November 1973.
- [5] Kerntopf P, M A Perkowski and M H A Khan, 2004. On Universality of General Reversible Multiple Valued Logic Gates. Proceedings of the Thirty Fourth IEEE International Symposium on Multiple valued Logic, pp. 68 – 73.
- [6] Rakshith Saligram1 and Rakshith T.R. Design of Reversible Multipliers for Linear Filtering Applications in DSP. International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.6, December 2012.
- [7] M.Jenath, V.Nagarajan. FPGA Implementation On Reversible Floating Point Multiplier. International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-2, Issue-1, March 2012.
- [8] Md. Belayet Ali, Hosna Ara Rahman and Md. Mizanur Rahman. Design of a High Performance Reversible Multiplier. IJCSI International Journal of Computer Science Issues, Vol. 8, Issue 6, No 1, November 2011.
- [9] H Thapliyal and M B Srinivas, 2006. Novel Reversible Multiplier Architecture using Reversible TSG gate. IEEE International Conference on Computer Systems and Applications, pp. 110-103.
- [10] Majid Haghparast, Magid Mohammade, Keivan Navi and Mohammad Eshghi, 2009. Optimized Reversible Multiplier Circuit. Journal of Circuits, Systems and Computers, vol. 18(2), pp. 311-321.
- [11] Noor Muhammed Nayeem, Lafifa Jamal and Hafiz Md Hasan Babu, 2009. Efficient Reversible Montgomery Multiplier and its Application to Hardware Cryptography. Journal of Computer Science, vol. 5(1), pp. 49-56.
- [12] Maryam Eshampour, Payman Moallem and Abbas Vafaei, 2010. Design of a Novel Reversible Multiplier Circuit using Modified Full Adder. IEEE International Conference on Computer Design and Applications, vol. 3, pp. 230-234.
- [13] Sebastian Offermann, Robert Wille, Gerhard W Dueck and Rolf Drechsler, 2010. Synthesizing Multiplier in Reversible Logic. Thirteenth IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, pp. 335-340.
- [14] Fateme Naderpour and Abbas Vafaei, 2008. Reversible Multipliers: Decreasing the depth of the Circuit. Fifth IEEE International Conference on Electrical and Computer Engineering, pp. 306-310.
- [15] Anindita Banerjee and Anirban Pathak, 2010. Reversible Multiplier Circuit. Third IEEE International Conference on Emerging Trends in Engineering and Technology, pp. 781-786.
- [16] Nidhi Syal and H P Sinha, 2011. High Performance Reversible Parallel Multiplier. International Journal of VLSI and Signal Processing Application, vol. 1, issue 3, pp. 21-26.
- [17] H Thapliyal and N Ranganathan, 2011. A New Reversible Design of BCD Adders. IEEE Conference and Exhibition on Design, Automation and Test in Europe, pp. 1- 4.
- [18] H Thapliyal and N Ranganathan, 2011. A New Design of the Reversible Subtractor Circuit. Eleventh IEEE Conference on Nanotechnology, pp. 1430-1435.
- [19] Michael Nachtigal, H Thapliyal and N Ranganathan, 2011. Design of a Reversible Floating-point Adder Architecture. Eleventh IEEE Conference on Nanotechnology, pp. 451- 456.
- [20] Haghparast, Somayyeh Jafarali Jassbi, Keivan Nvi and Omid Hashemipour, 2008. Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology. World Applied Sciences Journal, vol. 3, issue 6, pp. 974-978.
- [21] Modelsim manual. Mentor Graphics Corporation. <http://support.xilinx.com>.
- [22] Xilinx, Inc. <http://www.xilinx.com/>.
- [23] H R Bhagyalakshmi and M K Venkatesha, 2010. An Improved Design of a Multiplier using Reversible Logic Gates. International Journal of Engineering Science and Technology, vol. 2(8), pp. 3838-3845.
- [24] Rigui Zhou, Yang Shi, Jian Cao and Huian Wang, 2010. Comment on Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology. World Applied Sciences Journal, vol. 10(2), pp. 161-165.
- [25] M S Islam, M M Rahman, Z Begum and M Z Hafiz, 2009. Low Cost Quantum Realization of Reversible Multiplier Circuit. Information Technology Journal, vol. 8(2), pp. 208-213.
- [26] M. Haghparast, M. Mohammadi, K.Navi, M.Eshghi, "Optimized reversible multiplier circuit", Journal of Circuits, Systems, and Computers, World Scientific Publishing Company.
- [27] Nidhi Syal, Dr. H.P. Sinha, "High performance reversible parallel multiplier", International Journal of VLSI & Signal processing applications, Vol.1, Issue 3, (21-26), ISSN 2231-3133.

AUTHORS

K. Harikrishna was born on 15th May 1980 in Andhra Pradesh, India. He is currently working as Professor, Department of Electronics and Communication Engineering, Vardhaman College of Engineering, Shamshabad, Hyderabad, AP, India. He has received his Bachelor of Technology (B.Tech) from Jawaharlal Nehru Technological University, Hyderabad, India in the year 2001, Master of Science in Electrical and Computer Engineering from Southern Illinois University, Carbondale, IL, USA in the year 2004, and PhD in Telecommunication Engineering from SRM University, Chennai, TN, India in February 2013. Dr. K. Harikrishna is a Member of International Association of Computer Science and Information Technology – MIACSIT. He has actively attended and published various research papers in national/ international conferences.

