COMPARATIVE ANALYSIS OF MATERIAL PROPERTIES FOR HETEROSTRUCTURES

Roberto Marani* and Anna Gina Perri**1

 * National Research Council of Italy, Institute of Intelligent Industrial Technologies and Systems for Advanced Manufacturing (STIIMA), Bari, Italy
** Electronic Devices Laboratory, Department of Electrical and Information Engineering, Polytechnic University of Bari, via E. Orabona 4, Bari, Italy
<u>annagina.perri@poliba.it</u>

ABSTRACT

In this paper, after a description of the techniques used to realize heterostructures, we present a comparative analysis of the properties of materials used, in order to identify those that best adapt to the different fields of application. At last we present, as an example, a simulation study of a TFET (Tunneling Field Effect Transistor) inverter, whose performances are compared with those of a typical MOS inverter.

KEYWORDS: Heterostructure, Materials, Technology, TFET, CMOS, Advanced Design System (ADS).

I. INTRODUCTION

When a contact is made between different semiconductors, i.e. having different values of the band gap, we speak of heterojunctions or heterostructures. The diversity of the band gap leads, in thermal equilibrium conditions, to the formation of particular profiles of the conduction band and the valence band, which can be used for the manufacture of electronic and optoelectronic devices with very advanced performances.

The Al_xGa_{1-x}As family of ternary semiconductors is widely used to manufacture heterojunction electronic and optoelectronic devices. By varying x $(0 \div 1)$, which id the mole fraction of aluminium, different values of the band gap and therefore different semiconductors are obtained.

In the case in which x = 0 we obviously obtain gallium arsenide, with a band gap of 1.42 eV and a lattice constant of 5.653 Å at 300 K. For x = 1 we have aluminum arsenide, with a band gap of 2.17 eV and a lattice constant of 5.66 Å.

The band gap of the ternary compound $Al_xGa_{1-x}As$ therefore grows with x, while the lattice constant essentially does not vary; even in the two extreme situations, at x = 0 and x = 1, the lattice mismatch, i.e. the relative difference between the lattice constants, is only 0.1%.

From a technological point of view it is convenient to create heterojunctions only between materials having very similar reticular characteristics so that the contact surfaces are as non-defective as possible. In fact, the interfaces of the junctions between the various semiconductors must be of high purity and quality in order to obtain satisfactory performance from the manufactured devices.

Furthermore, heterostructure devices present many manufacturing difficulties linked above all to the need to fabricate junctions between layers of different semiconductors, with doping levels varying sharply and with thicknesses even in the order of tens of angstroms.

Current technology, thanks to the improvement achieved in epitaxial growth techniques such as MBE and MOCVD, allows the creation of excellent quality heterostructure devices even if the costs are far higher than those of planar technology [1-4].

¹ Corresponding author.

ORCID iD https://orcid.org/0000-0003-4949-987X Scopus ID: 7004631160 e-mail roberto.marani@stiima.cnr.it ORCID iD http://orcid.org/0000-0002-5599-903X

International Journal of Advances in Engineering & Technology, December, 2023. ©IJAET ISSN: 22311963

In this paper, after a description of the techniques used to realize heterostructures, we present a comparative analysis of the properties of materials used, in order to identify those that best adapt to the different fields of application. At last we present, as an example, a simulation study of a TFET (Tunneling Field Effect Transistor) inverter, whose performances are compared with those of a typical MOS inverter.

The presentation is organized as follows. In Section 2 we describe the techniques used to realize an heterostructure. The comparative analysis of materials used to realize heterostructures with a simulation study of a TFET inverter is presented and discussed in Section 3. The conclusions are described in Section 4.

II. FABRICATION TECHNIQUES

In order to realize an heterostructure, it is necessary to use two or more layers of different materials growth one on top of the other.

This result is obtained by two techniques: Molecular Beam epitaxy (MBE) or Metal Organic Chemical Vapor Deposition (MOCVD), described in following sub-Sections.

2.a MBE

MBE is the most versatile growth technique and consists of use a high-vacuum chamber whit a semiconductor substrate. Different materials, like Ga, Al, As for example, are stored and heated in different chambers or cells whit an opening. The selected material escapes from the cell thanks to the opening and form a molecular beam which is directed forward the substrate, according the schematic reported in Fig. 1.



Figure 1. MBE schematic.

It is possible to obtain ad high-quality crystal by selecting a low temperature growth and a slow growth rate for the substrate.

MBE allows the best control of the material composition and of the epitaxial layer thickness. This techniques is used to growth semiconductors like AlGaAs , InGaAs, InAlAs.

The principal limitation is represented by the lattice parameter of the element selected for the process, because they must match to minimize the number of defects in the epitaxial layer [5]. That is because the morphological defects can affect to the smoothness of the semiconductor wafer and the yields.

International Journal of Advances in Engineering & Technology, December, 2023. ©IJAET ISSN: 22311963

Another important limitation of this technique is the cost: MBE is expensive for high-volume production and that is the reason why the MOCVD is preferred respect to MBE.

2.b MOCVD

This technique consists in chemical reaction thanks to gas at moderate pressure, that depends on the elements uses in the processes and other characteristics, like the growth rate or the concentration.

Pure gasses are injected into a chamber made in material which do not react with the elements and condition of temperature. Gasses fall on a semiconductor wafer and made a thin layer of atoms (see Fig. 2).



Figure 2. MOCVD schematic.

MOCVD offers the possibility to growth materials that are difficult to obtain by other techniques, for example material as P, which has a high vapor pressure, or Al-bearing alloys which presents problem in combination with chloride in vapor phase due to the thermodynamic constraints [6].

The principal filed of application of this technique is in optoelectronics, for light emitting devices in the 540 nm to 1600 nm range, lasers and photodetectors. In this field are used GaAs or InP substrates, that require thin doped layer made with combination of In, Ga, Al, As.

The mismanage of MOCVD is in the precision of the process. Electronics devices and some photodetector require high level of precision in intra-and inter-wafer uniformity during the process, which is obtained in MBE technique.

III. MATERIALS USED TO REALIZE HETEROSTRUCTURES

3.a Energy band diagram for an ideal heterojunction: a brief review [2] [7]

In [2] and [7] we have already shown the rules to build the energy band diagrams of an ideal heterojunction (i.e. with a negligible number of traps and centers of generation-recombination at interface) before and after the forming the junction, and therefore we advice the reader to consult these references.

The hypothesis of ideality is verified for semiconductors with a low relative difference between the lattice constants. Moreover in [2] and [7] we shown that the potential barriers that electrons and holes

must overcome to move are different and this is the main property of heterostructures, which led to the realization of Heterojunction Bipolar Transistor (HBT) [7].

3.b Comparison among material properties

To achieve particular requirements for different applications, the Table 1 shows several of the most used materials for optical and electronics applications.

Application	Requirements	Substrate	Attributes of
		Materials Doping	the materials
Telecommunication	High optical efficiency,	InP/InGaAsP,	High
lasers	High doping and	InGaAs InP	luminescence
	control of the p-n	Zn(p)	and
	junction	Si or S (n)	Controlled
			lattice match
Tlc fiber pump	High optical efficiency,	GaAs/AlGaAs	High
lasers	High doping and	InGaAs InGaP	luminescence,
	control of the p-n	Zn or Mg (p)	Interfacial
	junction	Si(n)	abruptness
			and lattice
			match
High speed Cd	High optical efficiency,	GaAs/AlGaAs GaAs	High
lasers	High doping and	Zn (p)	luminescence,
for storage	control of the p-n	Si(n)	Interfacial
	Junction		abruptness
			and lattice
DIN shatediadaa at	Laur dault armant	In D /In Co Ao	match
PIN photodiodes at	Low dark current	INP/INGaAs	High purity
900-1600nm	Hign responsivity		
Far infrared	High responsivity,	GaAs/HgCdTe	Low
photodetectors	Low dark current	ZnTe	background
			doping
			Bandgap
			control
Solar cell	High conversion	GaAs/AlGaAs	Low deep
	efficiency	InGaP, GaAs	level
			concertation
Heterostructure	Uniform	GaAs/AlGaAs	Precise,
transistor	controlled gain	InGaP GaAs	uniform and
			controlled
			doping at
			high levels

Table 1.	Results of	extraction	procedure	at room	temperature.
----------	------------	------------	-----------	---------	--------------

Table 2 shows difference in term of Valence Band offset in heterostructures, measured in eV.

Heterojunction material	$\Delta E v(eV)$	
GaAs/Al _x Ga _{1-x} As	0.46x	
GaAs/AlAs	0.31	
GaAs/InAs	0.35	
AlAs/Al _{0.37} Ga _{0.63} As	0.34	
AlAs/InAs	0.35	
InP/Ga _{0.47} In _{0.53} As	0.32	
GaAS/ALSb	0.40	
GaSb/InAs _{0.95} Sb _{0.05}	0.67	
CdTe/HgTe	0.34	
CdTe/ ZnTe	0.40	
ZnTe/HgTe	0.30	
GaN/AIN	0.7 <u>+</u> .24	
AlN/GaN	0.57±0.22	
InN/AlN	$1.81{\pm}0.2$	
InN/GaN	1.051	
Al _{0.48} In _{0.52} As/Ga _{0.47} In _{0.47} As	0.75	
GaSb/InAs	0.51	
AlN/InN	1.32 ± 0.14	
Ga _{0.5} In _{0.5} P/GaAs	0.32	

Table 2. Valence Band in different heterostructures.

As you can see, equals heterostructures can have dissimilar value of the offset. Same consideration for the similar combination of materials that are different for one only element.

Regards to $GaAs/Al_xGa_{1-x}As$, as shown in Table1, a lot of devices are made with this heterostructure. x is variable from 0 to 1 and represent the molar fraction of the Aluminium, which have consequence on the Energy Gap of the new material.

The band alignment has a very important role on the electrics characteristic of the material and there are many types of them.

The determination of the band alignment is not a simple task: theoretical and experimental models are use at first and the second step is to make the heterostructure and measure the effective band alignment. Fig. 3 shows some experimentally determine band alignments of different type, straddling, staggered and broken gap alignments.



Figure 3. Different type of Bands alignments.

Regards to **GaN**, it is a semiconductors compound by III-V elements with a high Energy Gap equal to 3.4 eV and therefore was used in optoelectronics. Currently it is used also in electronics devices which require wide band and high power because respect the GaAs, GaN offer more resistance at high temperature and hard condition of work [8].

With reference to **InAs** and **GaSb**, their broken-gap band line-up makes possible to create both semiconducting and semi metallic heterostructures with tuneable virtual band gaps.

As long as the confinement energy of the carriers in the effective electrostatic potential of the heterostructure is small, electrons can lower their energy by dropping from the GaSb valence band to the InAs conduction band until the Fermi level E_F is equal in both layers and the system is in equilibrium, as shown in Fig. 4 [2].



Figure 4. Band Alignments in GaSb-InAs [2].

3.c Design example a NOT gate based on TFET

Fig. 5 shows the TFET structure [9], whose analysis is made by the MIT TFET Model [10].



Figure 5. TFET structure.

The basic principle of TFET is the tunnel effect [1-2], and, in order to occur this effect, it is necessary to introduce a p-i-n (p-type, intrinsic, n-type) structure, as shown in Fig. 6, in which the green dot on the channel represents the trap states.



trap states

Figure 6. MIT TFET structure [10].

Thanks to this structure in a TFET the electrons can pass through the source-channel junction with a lower energy and with a lower subthreshold swing respect the conventional MOSFET [1-2]. As an example, we simulate a TFET inverter (Fig. 7), using ADS software [11] and comparing its performance with those of a MOSFET inverter.





The obtained DC characteristics are plotted in Fig. 8.



Figure 8. Characteristics of TFET Inverter.

As you can easily see from Fig. 8, the vertical characteristic for TFET inverter is at 0.35 V, while for MOSFET inverter, in the same condition of work, we have obtained 0.8 V, resulting in an increase in immunity noise for MOSFET inverter.

Regards to the transient analysis, the output for TFET inverter, reported in Fig. 9, presents an overshoot (Fig. 10) and a delay propagation.



Figure 9. Transient analysis of the circuit of Fig. 7.





The comparison with the MOS inverter showed that at 100 MHz there are problem on the lower level of the output. This situation becomes more critical in presence of electromagnetic interference or another type of disturb, because a 0 logic can be confuse as 1 logic.

IV. CONCLUSIONS

We have analyzed at first the main techniques used to realize heterostructures.

Then we have shown a comparative analysis of the properties of materials used, in order to identify those that best adapt to the different fields of application.

At last, as example, we presented a simulation study of a TFET inverter, whose performances have been compared with those of a MOS inverter.

Ultimately we can say that, thanks to the improvement of the modern growth technologies, materials that at beginning were difficult and expensive to obtain, are cheaper and efficient and therefore currently used for the realization of electronic and optoelectronic devices.

REFERENCES

- [1] A. G. Perri: *Fondamenti di Dispositivi Elettronici*; Progedit Editor, Italy, ISBN: 978-88-6194-080-2, (2017).
- [2] A. G. Perri: *Dispositivi Elettronici Avanzati*; Progedit Editor, Italy, ISBN: 978-88-6194-081-9, (2018).
- [3] S.A. Campbell: "*The Science and Engineering of Microelectronic Fabrication*"; Oxford University Press, 2nd edition, ISBN: 978-0195136050, (2001).
- [4] G.S. May, S.M. Sze: "Fundamentals of Semiconductor Fabrication"; John Wiley and Sons, ISBN: 978-0-471-23279-7, (2004).
- [5] P. Roblin, H. Rohdin: *High speed Heterostructures Devices: from device concept to circuit design*; Cambridge University Press, ISBN: 978-05-1175-459-3, (2016).
- [6] H. Juergensen: MOCVD technology in research, development and mass production; *Materials Science in Semiconductor Processing*, **4**(6), 467-474, doi: 10.1016/S1369-8001(02)00004-5, (2001).
- [7] R. Marani, A. G. Perri: A Simulation Study of Silicon-Germanium Heterostructure Devices; International Journal of Advances in Engineering & Technology (IJAET), **15**(3), 27-34, (2022).
- [8] K. Prasertsuk et al.: MOVPE growth of N-polar GaN/AlxGa1-xN/GaN heterostructure on small off-cut substrate for flat interface; 2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS), Toyama, Japan, 1-2, doi: 10.1109/ICIPRM.2016.7528837, (2016).
- [9] K. M. Jagadesh, P. Pratyush, V. Rajat: *Tunnel field-effect transistors TFET modelling and simulations*; Ed. Wiley, ISBN:978-1-119-24629-9, (2016).
- [10] R. N. Sajjad, U. Radhakrishna, D. Antoniadis: MIT TFET compact model including the impacts of nonidealities 1.0.0; *NanoHub Publications*, doi: 10.4231/D3XW47X6W, (2017).
- [11] KEYSIGHT technologies, ADS Software and reference guide, <u>www.keysight.com</u>, (2016).

AUTHORS

Roberto Marani received the Master of Science degree *cum laude* in Electronic Engineering from Polytechnic University of Bari, where he received his Ph.D. degree in Electronic Engineering. He worked in the Electronic Device Laboratory of Bari Polytechnic for the design, realization and testing of nanoelectronic systems. Moreover he worked in the field of design, modelling and experimental characterization of devices and systems for biomedical applications. Currently Dr. Marani is Senior Reseacher of the National Research Council of Italy (CNR), at the Institute of Intelligent Industrial Technologies and Systems for Advanced Manufacturing (STIIMA), Bari, Italy, where he



cooperates with the Intelligent Sensing and Perception Group. He has published over 200 book chapters, journal articles and conference papers and serves as referee for many international journals.

Anna Gina Perri received the Laurea degree *cum laude* in Electrical Engineering from the University of Bari in 1977. In the same year she joined the Electrical and Electronic Department, Polytechnic University of Bari, Italy, where she is Full Professor of Electronics from 2002.

In 2004 she was awarded the "Attestato di Merito" by ASSIPE (ASSociazione Italiana per la Progettazione Elettronica), Milano, BIAS'04, for her studies on electronic systems for domiciliary teleassistance.

Her research activities have been in the area of numerical modelling and performance simulation techniques of electronic devices for the design of GaAs Integrated Circuits, in



International Journal of Advances in Engineering & Technology, December, 2023. ©IJAET ISSN: 22311963

the characterization and design of optoelectronic devices on PBG (Phothonic BandGap) and in the field of experimental characterization of electronic systems for biomedical applications.

Currently she works in the design, realization and testing of nanometrical electronic systems, quantum devices and FET on carbon nanotube.

Prof. Perri is the Head of the Electron Devices Laboratory of the Polytechnic University of Bari and is author of over 350 journal articles, conference presentations, twelve books and currently serves as a Referee and Editorial Board Member of a number of international journals.

Prof. Perri is the holder of two italian patents and the Editor of three international books.